Fab Equipment & Yield · lesson 1

Inside a Wafer Fab

By Tabish Iqbal · Last updated:

Cleanroom classes and why they matter, how tools are grouped by function, and the lot, route and cycle-time vocabulary that describes how wafers actually move through a fab.

7 min read · Free, no login

The Lithography, Etch & CMP path covered the physics and chemistry of individual process steps. The Device & TCAD path covered what those steps are trying to build. This path covers the factory itself: the physical environment a fab operates in, the equipment categories a wafer passes through, and the logistics vocabulary, lots, routes, cycle time, work-in-process, that describes how hundreds of wafers move through hundreds of process steps without chaos.

Reading time: about 7 minutes.

1.1 Cleanroom classes

A wafer fab is built inside a cleanroom, a controlled environment that limits airborne particle concentration far below an ordinary room, because a single particle landing on a wafer during a critical step can cause a killer defect, a pattern defect that renders a die (or in the worst case, far more than one die) non-functional. Cleanrooms are classified by the maximum allowed particle count, of a specified size, per unit volume of air; a commonly cited classification scheme (ISO 14644-1) labels rooms by ISO class number, where a lower class number means a stricter (cleaner) limit. The most sensitive areas of a leading-edge fab, where the smallest, most defect-sensitive lithography and etch steps happen, are held to among the strictest classes in routine industrial use; less critical areas, such as some back-end packaging operations, tolerate a less stringent class.

Cleanliness is maintained through a combination of HEPA/ULPA filtered air delivered in a laminar (unidirectional) flow pattern, specialized cleanroom garments ("bunny suits") that contain particles shed by personnel, strict protocols limiting what materials and behaviors are allowed inside, and tool design itself, many process tools are built as self-contained, sealed mini-environments (sometimes called FOUPs, front-opening unified pods, for wafer transport, and mini-environments around the tool's own wafer-handling robot) so the wafer is exposed to an even cleaner, more tightly controlled micro-atmosphere than the surrounding cleanroom air, rather than relying on cleanroom-wide air quality alone.

HEPA/ULPA filter ceiling process tool wafer mini-environment perforated raised floor, return air beneath laminar down-flow around the tool
Two layers of cleanliness. Fab-wide laminar air flow from ceiling HEPA/ULPA filters down through a perforated raised floor, plus a tool's own sealed mini-environment around the wafer itself, keep the wafer far cleaner than the surrounding room alone would achieve.

1.2 Equipment grouped by function

A fab's equipment is organized into functional areas, or "bays", broadly matching this section's other two paths: a litho bay (scanners and tracks, lesson 4 returns to this equipment specifically), diffusion/implant bays (furnaces, RTP tools, ion implanters), etch bays, thin-film bays (deposition tools), CMP bays, and metrology/inspection areas interspersed throughout, since wafers are measured repeatedly between process steps, not only at the end of the line. A single wafer, over the course of its full fabrication, visits many of these bays repeatedly, once per metal layer alone it may pass through litho, etch, deposition and CMP bays in sequence, many times over, since lesson 1 of the Lithography, Etch & CMP path already established that nearly every layer repeats this same loop.

Bays are physically arranged with wafer transport logistics in mind as much as with any functional grouping: a fab layout commonly places bays whose steps repeat often for the same product (litho, etch and thin-film, given how often a layer cycles through all three) closer together, and uses automated material-handling systems, overhead transport vehicles running on a track above the cleanroom floor, to move lots directly between bays without manual carrying, both to protect cleanliness (fewer opportunities for a lot to be exposed outside a controlled environment) and to keep that inter-bay transport time itself from becoming a meaningful contributor to the cycle time discussed next.

1.3 Lots, routes and cycle time

Wafers move through the fab in groups called lots (commonly 25 wafers, carried together in a single FOUP), not individually, for logistics efficiency. Each lot follows a route (or "flow"), the specific, fully defined sequence of process steps, in order, that lot's product requires, often several hundred to over a thousand individual steps for a leading-edge logic process, each step specifying which tool type, which recipe, and which inspection or measurement, if any, happens at that point.

Cycle time is the total elapsed time from a lot starting its route to completing it, and for a modern logic process this is commonly measured in weeks to a few months, not days, even though the sum of each individual process step's own processing time is far shorter. The difference is mostly queue time, time a lot spends waiting for an available tool, not being processed, which is why fab operations and scheduling, covered conceptually alongside process control in lesson 5, is as much about managing queues and tool utilization efficiently as it is about any single process step's own speed. Work-in-process (WIP) is the total set of lots currently somewhere in the fab, in process or in queue, and tracking WIP levels and their distribution across the route is one of the main day-to-day operational signals a fab watches to catch bottlenecks before they grow.

A route is rarely perfectly linear from start to finish; many routes include rework loops, points where a lot that fails an in-line inspection or measurement is sent back to repeat an earlier step (stripping and re-coating resist after a failed litho inspection, for example, rather than continuing with a known-bad pattern), and some lots are deliberately held at a hold point pending an engineering decision, for example while a suspect tool is investigated. Both rework and holds add to cycle time beyond the route's nominal step count, which is one more reason actual cycle time varies lot to lot even for product following the identical nominal route.

1.4 Interview questions

Why do fabs need cleanroom conditions far beyond an ordinary room? A single airborne particle landing on a wafer during a critical step can cause a killer defect, rendering one or more dies non-functional; cleanroom classification limits allowed particle counts specifically to keep this risk acceptably low.

What two layers of particle control does a typical fab use, beyond general room cleanliness? Fab-wide laminar (unidirectional) filtered airflow from ceiling HEPA/ULPA filters, and a process tool's own sealed mini-environment around the wafer and its handling robot, controlling the wafer's immediate atmosphere even more tightly than the surrounding cleanroom air.

What is a lot, and why do wafers move through the fab in lots rather than individually? A group of wafers (commonly 25) carried together in one FOUP; moving them as a group is far more logistically efficient than tracking and transporting each wafer individually.

What is a route, and roughly how many steps does a leading-edge logic process's route commonly have? The specific, fully defined sequence of process steps a lot's product requires; often several hundred to over a thousand individual steps.

Why is cycle time much longer than the sum of individual process step times? Most of cycle time is queue time, a lot waiting for an available tool rather than actually being processed; managing queues and tool utilization is a central fab operations concern for exactly this reason.

Key takeaways

  • Cleanroom classification limits airborne particle counts to protect against killer defects; fab-wide filtered laminar airflow and per-tool mini-environments work together.
  • Equipment is organized into functional bays, litho, diffusion/implant, etch, thin-film, CMP and metrology, that wafers pass through repeatedly as layers are built.
  • Lots (commonly 25 wafers) follow a defined route of hundreds to over a thousand steps for a leading-edge process.
  • Cycle time is dominated by queue time, not processing time, making tool utilization and WIP management a central operational concern.
  • This lesson's vocabulary, lot, route, cycle time, WIP, frames every later lesson in this path.