How would you export or visualize clock tree QoR data instead of just reading a text report?
From PDVerse PnR Interview Handbook · pdVerse Mentor Guide
Short Answer
report_clock_qor supports -csv with -output <file> to export the report as CSV for spreadsheet analysis, and -histogram_type latency|transition|capacitance|local_skew|robustness|wire_delay_fraction to get a distribution view instead of a flat table -- useful for spotting outliers across hundreds of leaf sinks that a table alone would bury.
Technical Explanation
- report_clock_qor -csv -output <file> exports the report as CSV, meant for spreadsheet analysis rather than reading in the shell.
- -histogram_type latency|transition|capacitance|local_skew|robustness|wire_delay_fraction gives a distribution view instead of a flat table.
- The distribution view matters specifically because a flat table of hundreds of leaf sinks can hide a small cluster of real outliers that a histogram makes visually obvious.
Common Mistake
The Trap: Only ever reading the default flat-table report_clock_qor output and missing a real outlier cluster that a histogram view would have made obvious immediately.
Follow-up Question & Model Response
"Why would a histogram of local_skew be more useful for finding a problem than a histogram of latency?"
Candidate Model Response: Because local_skew is the metric most likely to reveal a small cluster of genuinely problematic sinks -- a latency histogram mostly reflects tree depth and topology, which is expected to vary, while a local_skew outlier cluster is a real signal something specific is wrong.
Practical Example
Debug Scenario: A flat report_clock_qor table for a 2000-sink clock tree looks unremarkable row by row, but report_clock_qor -histogram_type local_skew reveals a small cluster of sinks with skew well outside the rest of the distribution -- exactly the outliers a table wouldn't surface at a glance.
Physical Design & Planning Handbook
Master ASIC Physical Design Planning & Floorplanning
Dive into 14 comprehensive chapters covering netlist sanity, FinFET grids, macro placement, power grids, CTS, and timing budgeting.
Continue practising