What is a via, and why does via count matter?
From PDVerse PnR Interview Handbook · pdVerse Mentor Guide
Short Answer
A via is the vertical connection between two metal layers: a small cut through the insulator, with metal enclosure around the cut on both the layer below and the layer above. Every layer change in a route needs one. Via count matters because each via adds resistance, often more than the wire around it, and each single-cut via is a yield and reliability risk.
Technical Explanation
- A via has three parts: the cut (the hole filled with metal), the enclosure on the lower metal and the enclosure on the upper metal. The enclosure is the extra metal around the cut, needed so the cut still lands on metal if masks shift slightly.
- Via definitions come from the technology file, from LEF
VIARULE GENERATEstatements, or fromcreate_via_def. For signal routing, a via definition must be marked default and not excluded for signal routing. - Resistance adds up in series along a net. On deep submicron processes via resistance often dominates the total, so a route with many layer changes can be slower than a slightly longer route with fewer vias.
- Vias are a yield risk. A single cut that fails to form opens the net. This is why redundant vias, a second cut next to the first, are inserted wherever space allows.
- Via minimization reduces via count by removing unnecessary jogs. Fewer jogs means fewer layer changes, lower resistance and better yield.
- Enclosure rules are real design rules. A via enclosure that is too short, or too close to the end of a neighbouring wire, is a DRC even when the wires themselves are legal.
- Via ladders, stacks of vias from the pin layer upward, are used on high-drive or electromigration-sensitive pins to cut resistance further. They have to be inserted before global routing.
- There are two families of via definition. Simple vias and simple via arrays are used for normal signal and clock routing. Custom vias, built from arbitrary Manhattan shapes, are used only for redundant via insertion.
Formula Or Decision Rule
- Series resistance of a routed net:
R_total = Σ R_wire + Σ R_via - Via resistance often dominates the sum on short and medium nets, so each via you remove or double up changes the total noticeably.
Common Mistake
The Trap: Judging a net by wire length alone. A junior compares two routes of a critical net, picks the shorter one, and misses that it uses eight vias against three. The shorter route is slower after extraction because the extra vias added more resistance than the saved wire removed.
Follow-up Question & Model Response
"How can you reduce the resistance a via adds without removing it?"
Candidate Model Response: Use a multi-cut via or insert a redundant via next to it, so two cuts carry the current in parallel and the via resistance roughly halves. On critical nets you can specify multi-cut vias in a non-default routing rule, or use a via ladder on the driver pin. All of these need space, so they are easier on nets that were given wider spacing. Redundant vias also improve yield and electromigration margin, so the change pays off more than once.
Practical Example
Tapeout Scenario: A critical net has 180 um of wire with 22 Ω of wire resistance and 10 vias at 4 Ω each (illustrative), so R_total = 22 + 40 = 62 Ω. The vias are two thirds of the total. Removing two jogs cuts the via count to 6 and brings the net to 22 + 24 = 46 Ω. Converting the remaining 6 to double-cut vias roughly halves their share again, to about 22 + 12 = 34 Ω. Net resistance dropped by almost half without any wire changing length. On a timing-critical net driving a long load, that change alone can be worth several picoseconds.
PnR Flow Mentor Guide
Master the Physical Design Implementation Flow
Read the complete 8-chapter PnR Flow Mentor Guide free on the web — library setup through placement, clock tree synthesis, routing, chip finishing, hierarchical implementation, and ECO, all the way to stream-out.
Continue practising