What are Endcap and Boundary cells, and where are they inserted?
From PDVerse PnR Interview Handbook · pdVerse Mentor Guide
Short Answer
Standard cells depend on continuous N-well, substrate, and poly geometry running the length of a row — an abrupt dead-end at the row's edge isn't just untidy, it's a manufacturing hazard. At an open row end, lithography sees a sudden transition from patterned silicon to empty space, and that optical discontinuity distorts nearby polysilicon gate shapes during exposure — endcap cells absorb that distortion so real logic cells don't take the hit.
Technical Explanation
- Standard cells depend on continuous N-well, substrate, and poly geometry running the length of a row — an abrupt dead-end at the row's edge isn't just untidy, it's a manufacturing hazard.
- At an open row end, lithography sees a sudden transition from patterned silicon to empty space, and that optical discontinuity distorts nearby polysilicon gate shapes during exposure — endcap cells absorb that distortion so real logic cells don't take the hit.
- They also close out the N-well properly: without a terminating cell, the row-end N-well can violate minimum-enclosure and minimum-area DRC rules.
- They show up in three places — left/right ends of every standard-cell row, top/bottom rows against the chip's core boundary, and all the way around macro blockage edges — with specialized corner endcaps wherever a horizontal row end meets a vertical boundary.
Common Mistake
The Trap: Forgetting to place endcaps on the internal edges of standard cell rows that abut hard macro keepouts, triggering thousands of N-well edge DRC violations during signoff physical verification.
Follow-up Question & Model Response
"Do endcap cells have power and ground pin connections?"
Candidate Model Response: Yes. Endcaps extend the standard cell VDD and VSS power rails to the very edge of the core rows to ensure power rail continuity and proper well biasing.
Practical Example
Endcap Insertion Commands:
# Synopsys ICC2: Add left, right, and corner boundary endcaps
add_end_cap \
-lib_cell_left [get_lib_cells */ENDCAP_L*] \
-lib_cell_right [get_lib_cells */ENDCAP_R*] \
-lib_cell_top [get_lib_cells */ENDCAP_T*] \
-lib_cell_bottom [get_lib_cells */ENDCAP_B*] \
-mode boundaryPhysical Design & Planning Handbook
Master ASIC Physical Design Planning & Floorplanning
Dive into 14 comprehensive chapters covering netlist sanity, FinFET grids, macro placement, power grids, CTS, and timing budgeting.
Continue practising