What are Well-Tap cells, and how do they prevent CMOS latchup?
From PDVerse PnR Interview Handbook · pdVerse Mentor Guide
Short Answer
Every bulk-CMOS standard cell secretly contains a parasitic four-layer PNPN structure — basically an accidental thyristor sitting between VDD, the N-well, the P-substrate, and VSS. If substrate current builds up (from noise, I/O undershoot, or a fast transient) and the resulting I·R drop across the well/substrate resistance crosses about 0.7 V, that parasitic thyristor turns on and regeneratively shorts VDD straight to VSS — that's latchup, and it can physically destroy the die.
Technical Explanation
- Every bulk-CMOS standard cell secretly contains a parasitic four-layer PNPN structure — basically an accidental thyristor sitting between VDD, the N-well, the P-substrate, and VSS.
- If substrate current builds up (from noise, I/O undershoot, or a fast transient) and the resulting I·R drop across the well/substrate resistance crosses about 0.7 V, that parasitic thyristor turns on and regeneratively shorts VDD straight to VSS — that's latchup, and it can physically destroy the die.
- Modern "tapless" libraries save roughly 15% area by leaving well ties out of individual cells, which means well-tap cells have to be inserted separately, in a regular checkerboard array, to keep substrate resistance low everywhere.
- The spacing isn't arbitrary — design rules cap the distance from any transistor to the nearest tap at roughly 25 µm (so tap-to-tap pitch is about 50 µm), and staggering the taps row-to-row maximizes coverage without creating routing blockages.
Common Mistake
The Trap: Checking tap distance as simple Euclidean linear distance without verifying row continuity across macro placement blockages. Standard cells placed in narrow channels between macros often fail tap DRCs.
Follow-up Question & Model Response
"What is the difference between tapless and tap-included standard cell libraries?"
Candidate Model Response: Tap-included cells contain power/ground substrate taps inside every cell (increasing cell width). Tapless libraries omit internal taps to achieve smaller cell areas and rely on regular tap cell arrays.
Practical Example
Tap Cell Array Insertion:
# Synopsys ICC2: Add staggered well-tap cells with maximum 25um distance rule
add_tap_cell_array \
-master_cell_name WELLTAP \
-distance 25 \
-stagger
# Verification command
check_tap_cell_densityPhysical Design & Planning Handbook
Master ASIC Physical Design Planning & Floorplanning
Dive into 14 comprehensive chapters covering netlist sanity, FinFET grids, macro placement, power grids, CTS, and timing budgeting.
Continue practising