Why can't circuit simulation alone verify that a chip meets timing?
From PDVerse STA Mentor Guide · pdVerse Mentor Guide
Short Answer
Simulation only checks the specific input patterns (vectors) you feed it, while STA statically examines every timing path in the design regardless of what vectors you would have run.
Example
If a chip has millions of paths, simulating enough vectors to stress every single path directly would be impractical, but STA computes the delay along each path in one static pass over the whole netlist.
Why It Matters
Because timing failures can hide in paths that your simulation vectors never happen to activate, relying on simulation alone risks silicon that fails in the field even though it 'passed' every test you thought to run.
Mentor Note — Common Mistake
Assuming that a design which simulates correctly at some clock frequency must therefore meet timing everywhere — simulation coverage is never truly exhaustive the way static path-by-path analysis is.
Continue learning free
Get a practical low-power chapter
Receive the existing “Low Power and Multivoltage Fundamentals” PDF chapter and its download link by email.
Continue practising